

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/873,580	06/04/2001	Harumitsu Fujita	P/2171-196	5456		
759	90 03/21/2005	EXAMINER				
STEVEN I. WEISBURD DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP			TOLEDO, FERNANDO L			
	OF THE AMERICAS	ART UNIT	PAPER NUMBER			
41ST FLOOR			2823			
NEW YORK, 1	NY 10036-2714	DATE MAILED: 03/21/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	A	pplicant(s)		
Office Action Summary		09/873,580	F	FUJITA, HARUMITSU		Om
		Examiner	Α	rt Unit		
· · · · · · · · · · · · · · · · · · ·		Fernando L. Toledo		323		
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sr	leet with the corr	espondence add	dress	
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Properties of the provided properties of the provided above is less than thirty (30) days, a reply of period for reply is specified above, the maximum statutory period we are to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, within the statutory minimu vill apply and will expire SIX cause the application to be	, may a reply be timely m of thirty (30) days wil (6) MONTHS from the come ABANDONED (3	filed I be considered timely mailing date of this co		
Status						
1)⊠ 2a)⊠ 3)□	Responsive to communication(s) filed on <u>23 Deserging</u> This action is FINAL . 2b) This Since this application is in condition for allower closed in accordance with the practice under Expression in the Expression in the practice under Expression in the practice under Expression in the Expression in the practice under Expression	action is non-final.	• •		merits is	
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) <u>9-22</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>9-22</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration				
Applicat	ion Papers			•		
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>01 June 2002</u> is/are: a) Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	☑ accepted or b)☐ drawing(s) be held in a ion is required if the d	abeyance. See 37 rawing(s) is object	7 CFR 1.85(a). ed to. See 37 CF	-)).
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document: 2. Certified copies of the priority document: 3. Copies of the certified copies of the priority document: application from the International Bureau See the attached detailed Office action for a list	s have been receive s have been receive ity documents have u (PCT Rule 17.2(a)	ed. ed in Application be been received i	No. <u>09/021,519</u>	•	
2) Notic	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	Pa	erview Summary (PT per No(s)/Mail Date. tice of Informal Pate	·).152\	
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date	· —	ner:	in Application (FTC		

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claim 20 rejected under 35 U.S.C. 102(b) as being anticipated by Hidaka (U. S. patent 5,668,755 A).

Hidaka discloses in the U. S. patent 5,668,755 A; figures 1 – 55 and related text, (a) doping a high voltage CMOS circuit at a low impurity concentration; and (b) doping a low voltage CMOS circuit at a high impurity concentration after the step (a) (Column 8, lines 15 – 67).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 9 15, 19 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hidaka in view of Mogami et al. (U. S. patent 5,571,735 A).

In re claim 9, Hidaka discloses (a) providing a semiconductor substrate 1 having at least first and second active regions (12 and 16) of a first conductivity type and at least third and fourth active regions (13 and 14) of a second conductivity type; (b) forming a gate oxide layer having a first thickness onto at least the first, second, third and fourth active regions (Column 8, lines 26 and 27); (c) forming an electrode layer onto said gate oxide layer (22, 23, 24 and 26); (d) patterning the electrode layer to form first, second, third and fourth gate electrodes (22, 23, 24 and 26) onto the first, second, third and fourth active regions respectively; (e) doping the first active region and the first gate electrode with an impurity of the second conductivity type to form a first transistor driven at a first voltage level, the first gate electrode being doped at a first concentration (Column 8, lines 38 - 50); (f) doping the second active region and the second gate electrode with an impurity of the second conductivity type to form a second transistor to be driven at a second voltage level lower than the first voltage level, the second gate electrode being doped at a first concentration (Column 8, lines 38 – 50); (g) doping the third active region and the third gate electrode with an impurity of the first conductivity type to form a third transistor to be driven at the first voltage level, the third gate electrode being doped at a third concentration (Column 8, lines 38 – 50); (h) doping the fourth active region and the fourth gate electrode with an impurity of the first conductivity type to form a fourth transistor to be driven at the second voltage level, the fourth gate electrode being doped at a fourth concentration (Column 8, lines 38 -50).

Hidaka does not teach wherein the electrode layer is formed of undoped polysilicon. However, Mogami in the U. S. patent 5,571,735 A; figures 1A – 8D and related text discloses

forming CMOS gate transistor with undoped polysilicon as an alternate way to form gate transistors for a CMOS device (Column 9, lines 11 - 15).

Page 4

It would have been obvious to one having ordinary skill in the art at the time the invention was made to combine the teachings of Hidaka and Mogami to enable forming the gate electrodes of Hidaka to be performed according to the teachings of Mogami by forming the gate electrodes of undoped polysilicon because one of ordinary skill in the art would have been motivated to look to alternative suitable methods of performing forming the gate electrodes of Hidaka and art recognized suitability for an intended purpose has been recognized to be motivation to combine. See MPEP §2144.07.

- 5. In re claim 10, Hidaka discloses wherein the doping steps (e) to (h) includes implanting ions of an impurity in the active regions and the gate electrodes (Column 8, lines 27 - 30).
- 6. In re claim 11, Hidaka discloses wherein the lower concentration of impurities in the first and third gate electrodes causes the creation of a depletion layer in the first and third gate electrodes when a driving voltage is applied thereto (Column 8, lines 38 - 50).
- 7. In re claim 12, Hidaka discloses wherein the first active region and the first gate electrode are doped simultaneously (Column 8, lines 27 - 30).
- 8. In re claim 13, Hidaka discloses wherein the second active region and the second gate electrode are doped simultaneously (Column 8, lines 27 - 30).
- 9. In re claim 14, Hidaka discloses wherein the third active region and the third gate electrode are doped simultaneously (Column 8, lines 27 - 30).
- In re claim 15, Hidaka discloses wherein all of the gate oxides have the same thickness 10. (Column 8, lines 26 - 27).

Art Unit: 2823

- In re claim 19, Hidaka discloses wherein the depletion region in the gate electrode makes a dielectric breakdown voltage between the gate electrode and the active region higher (Column 8, lines 36 50).
- 12. In re claim 22, Hidaka discloses wherein the fourth active region and the fourth gate electrode are doped simultaneously (Column 8, lines 27 30).
- 13. Claims 16 18 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hidaka in view of Mogami as applied to claims 9 15, 19, 20 and 22 above, and further in view of Tigelaar et al. (U. S. patent 5,595,922).

In re claim 16, Hidaka in view of Mogami does not show wherein all of the gate oxides have a shape wherein they are thicker at side edges of the gate electrodes than at the center thereof.

However, Tigelaar in the U. S. patent 5,595,922; figures 1-5 and related text, discloses wherein all of the gate oxides have a shape wherein they are thicker at side edges of the gate electrodes than at the center thereof since they seal the gate structure so as to reduce any electrical leakage from the gate structure (column 3).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the gate oxide of Hidaka in view of Mogami wherein all of the gate oxides have a shape wherein they are thicker at side edges of the gate electrodes than at the center thereof, as taught by Tigelaar, since they seal the gate structure so as to reduce any electrical leakage from the gate structure.

14. In re claims 17 and 21, Hidaka in view of Mogami does not show further including oxidizing the side walls of the gate electrodes, the gate oxides under each of the gate electrode being thickened at the edge portions while the sidewalls are oxidized.

Tigelaar discloses oxidizing the side walls of the gate electrodes, the gate oxides under each of the gate electrode being thicker at the edge portions while the sidewalls are oxidized, since they seal the gate structure so as to reduce any electrical leakage from the gate structure (column 3).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the gate oxide of Hidaka in view of Mogami oxidizing the side walls of the gate electrodes, the gate oxides under each of the gate electrode being thicker at the edge portions while the sidewalls are oxidized, as taught by Tigelaar, since they seal the gate structure so as to reduce any electrical leakage from the gate structure.

15. In re claim 18, Hidaka in view of Mogami does not show further including oxidizing the first and second gate electrodes to form an oxide film under the gate electrodes, the oxide film being thicker at an edge portion than at the center portion of the gate electrodes.

Tigelaar discloses oxidizing the first and second gate electrodes to form an oxide film under the gate electrodes, the oxide film being thicker at an edge portion than at the center portion of the gate electrodes, since they seal the gate structure so as to reduce any electrical leakage from the gate structure (column 3).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the gate oxide of Hidaka in view of Mogami oxidizing the first and second gate electrodes to form an oxide film under the gate electrodes, the oxide film being Art Unit: 2823

thicker at an edge portion than at the center portion of the gate electrodes, as taught by Tigelaar,

since they seal the gate structure so as to reduce any electrical leakage from the gate structure.

Response to Arguments

16. Applicant's arguments filed 23 December 2004 have been fully considered but they are

not persuasive for the following reasons.

17. Applicant argues that Hidaka does not show doping at high and low concentrations the

source and drain regions. However, in order to make a memory device having a memory region

and a peripheral region it is imperative to have a low voltage (i.e. low impurity concentration)

region and a high voltage (i.e. high impurity concentration) region. This is stated in the prior art

particularly in the abstract of U. S. Patent 5,396,098 belonging to Kim et al. This statement in no

way changes the rejection but merely clears the point that although Hidaka does not explicitly

shows a particular limitation (namely the high and low impurity concentration), it is an implicit

limitation that Hidaka possess, since the device of Hidaka has a memory region and a peripheral

region.

Conclusion

18. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time

policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

MONTHS of the mailing date of this final action and the advisory action is not mailed until after

Application/Control Number: 09/873,580

Art Unit: 2823

the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Page 8

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the mailing

date of this final action.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Fernando L. Toledo whose telephone number is 571-272-1867.

The examiner can normally be reached on Mon-Thu 7am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Olik Chaudhuri can be reached on 571-272-1855. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866,21,7-9197 (toll-free).

George Fourson
Primary Examiner

Primary Examiner

Art Unit 2823

FToledo

15 March 2005